Zima Contain Hints Hin	forming	□□□□□ US 6303493 B1 20011016 20 Wiring for semiconductor device and method for	☐ ☐ ☐ ☐ US 6317112 B1 20011113 23 Active matrix liquid crystal image generator with hybrid	□ □ □ □ US 6319542 B1 20011120 10 Lightly donor doped 4	□ □ □ □ □ US 6320261 B1 20011120 15 High aspect ratio metallization structures for	□ □ □ □ □ US 63/6369 B1 20020423 13 Robust pressure aluminum	6407044 B2 20020618 11 Aerosol personal cleansing emulsion compositions which	☐ ☐ ☐ ☐ ☐ ☐ ☐ US 6465865 B1 20021015 8 Isolated structure and method of fabricating such a	ПППП US 6486862 B1 20021126 55 Card reader display system	☐ ☐ ☐ ☐ ☐ ☐ US 6518155 B1 20030211 18 Device structure and method for reducing silicide	☐ ☐ ☐ ☐ US 6559825 BZ 20030506 46 Display system for wireless	☐ ☐ ☐ ☐ □ □ □ O3/U33U BI 2UU3U32/ 23 ACTIVE MATRIX Ilquid crystal	ocument ID Issue Date Pages Title	(55240) micrometer or micromet (303753) electrode or electrod (988573) via or vias (27316) trench or trenches (264198) 11 or 12 (1179557) 13 or 14 or 15 (31031) 16 same 17 (34375) DRAM (11563) 18 and 19 (7246) 16 near5 17 (561) 19 and 111 (2693298) @ad<19980722 (360) MIZE and MINIA d	Dealts	AllAST Default EAST Workspace (for Fanel LWDSEARREwant) - 100-100 (1995) (1995
(115//22)		.019; ;	345/102; , 345/692	127/79 257/E21.272; 257/E27.104;	4 250/382; 250/383;	3 438/618; 438/637;	424/401; 510/406;	257/506 257/306; 257/510;	345/88 345/87	2 438/595; 438/655;	340/7.32; 345/211;	345/97; 345/98	nt OR] Quar Cher	
Control Car	Tran, Luan et al.	Lee, Chang Jae	Handschy, Mark A. et 😡 🖸 🗸 🗗	Summerfelt, Scott R. K C C C C	Burton, Randle D. et 🛭 🖸 🖸 🖸 🖸	Doan, Trung T. R D D D D	Dixon, Thomas & C C C C	Gonzalez, Fernando 🗷 🛭 🕻 🗖	Jacobsen, Jeffrey et 🗷 🛘 🗘 🗘	Chau, Robert S. et al. 🗷 🖸 🖸 🖸	Jacobsen, Jeffrey et 🗷 🛭 🗀 🖸 🖸	Handschy, Mark A. et 🗵 🗆 🗆 🗆	Inventor S C 3		☐ Dunds. ☑ Hýrkýsk alink komo	

na 6261883 BT us 6297129 B1 US 6303493 B1 US 6317112 B1 6262449 B1 43 10 20 П c या य रा य र alal alc مام Kind Codes

Detailed Description Text - DETX (9): With reference to PIG. 5D, a pad o

US 6236079 B1 US 6259127 B1

रा

TABEL USPAT USPAT LYGEN DAPAT

Souré

U.S. Patent

May 22, 2001

Sheet 6 of 19

US 6,236,079 B1

USPAT

trenches 214. The insulating layer is then etched back using, for example, CMP and RIE, with pad nitride layer 212 serving as a stopper layer, whereby shallow trench isolation structures 108 which define the active areas AA are formed. oxide layer 210 may be formed by thermal oxidization (e.g., 900.de; an atmosphere of dry O. sub.2) and may have a thickness of about 10 blanket deposited over the surface of pad nitride layer 212 and in shallow such as reactive thickness of about 100 nanometers. Si Pad nitride layer 212 are successively (SiO. sub. 2) ependent upon feature size. and a pad ve ion etching (RIE). The dimensions of the shallow trenches are feature size. For example, for a 1 Gbit DRAM, Shallow trenches width of 0.15 micromaters (.mu.m) and a depth of 0.15 micromaters (.mu.m). An insulating layer of, for example, TEOS, is then formed on the surface of epitaxial silicon layer 208. may be formed by chemical vapor deposition and may nitride layer 212 a pad oxide layer 210 of silicon dioxide Shallow trenches 214 are then formed resist (not shown) and an etching process (S1. sub 900.degree. nanometers 5 heve C. in

Detailed Description Text - DETX (17):

The second embodiment, deep trenches IIU are which is orthogonal to the direction in which the deep trenches IIO are which is orthogonal to the direction in which the deep trenches IIO are which is orthogonal to the direction in which is orthogonal to the deep trenches IIO are which is orthogonal to the deep trenches IIO are which is orthogonal to the deep trenches IIO are which is orthogonal to the deep trenches IIO are which is orthogonal to the deep trenches IIO are associated with low quality Specifically, a first silicon wafer 302 having the trench capacitors formed therein is bonded to a second silicon wafer 306 having shallow trench isolat wafer bonding technique such as that shown in FIG. 8 epitaxial layer over the deep trench. 5A-5J will cause the transfer transistors to be regions 108 formed therein. electron beam anneal may be the transfer transistors. spitaxial layer may have defects which could adversely affect the operation of in which to form the transfer transistors, the epitaxial layer may be subjected a high temperature annealing process (e.g., at a temperature of about 10 degree. C. in an atmosphere of N. sub.2). Alternatively, a laser of The process steps of FIGS. 5E-5J may then be thickness of, chemical mechanical polishing (CMP) to provide a silicon layer memory device of PIGS. In order to provide a high quality epitaxial layer used. Second silicon wafer 306 is In still another alternative embodiment, As noted above, this portion are oriented in a direction forming the semiconductor may be utilized carried in the portion then polished by, the problems leep trenches laser or isolation d 308 Cen the 8 Gbit for p

FIG. 5A

Table 1 provides a cell comparison for the first generation of devices having a 0.18 micron design rule. As can be seen from to forth in Table 1, DRAM devices manufactured in accordance with

of 1 Gbit DRAM

the embodiments

and 1B

Detailed Description Text - DETX (19):

of the present invention provide the same capacitance as scaled down cells manufactured in accordance with the MINT architecture shown in FIGS. 1A and

of this patent application, while at the same time providing tranches with smaller aspect ratios within which the capacitors are formed. Specificall

the capacitors are formed

Specifically, 1

accordance with the

cells based

ç

then

the aspect ratio

ģ


trenches

for 1 Gbit

the current MINT

of the present invention have trench

accordance with the third embodiment



ВD ВD US 6188120 US 6191470 B1 us 6232233 B1 6204069 в1 6211034 B1 6218288 B1 쁘 īο ω 20 17 C ব ব रा डा য य रा Kind Codes USPAT USPAT TAGED USPATE USPAT USPAT

Detailed Description Text DETX ω<u>.</u>

reference to PIG. 1 through PIG. 7. PIG. 1 throsectional views sequentially showing the method first embodiment of the present invention. A first embodiment of the present invention will ference to PIG. 1 through PIG. 7. PIG. 1 through invention will be described below PIG. 1 through PIG. 7 are partial the method for production of \underline{DRAM} with in the

Detailed Description Text - DETX (61):

In the sixth step shown in FIG. 7, a second inter-layer insulation film 117,
a first aluminum wiring layer 110, a protective film 119, a second aluminum
wiring layer 120, etc. in the upper portion of the capacitor are formed in
methods similar to those of the prior art, thereby the DRAM of one embodiment the present invention can be obtained.

Detailed Description Text - DETX (62):

In the device made as shown in PTG. 7, separation width between adjutower electrodes 114 is decreased to within 0.2. .mu,m because of the lower electrode 14 scale of integration and even when the area of the lower electrode 114 projected onto principal plane is made as small as 0.15 square micromet greater, <u>smaller, for example, opposing area of the electrodes</u> can be secured by setting the height of the lower electrodes 114 equal to the separation width or greater, and therefore required amount of electric charge can be stored in the square micrometers adjacent

Detailed Description Text - DETX (69):

It needs not to say that the present invention is effective for device: other than DRAM having thin film capacitors which employ high dielectric It needs not other than DRAM constant film. for devices

115 and fill the step.

Detailed Description Text - DETX (71):

A second embodiment of the present invention will now be described below with reference to FIG. 14 through FIG. 20. FIG. 14 through FIG. 20 are part sectional views sequentially showing the method for production of DRAM in 1 second embodiment of the present invention. are partial

Detailed Description Text -DETX (100):

In the sixth step shown in PIG. 20, a second inter-layer insulation film 217, a first aluminum wiring layer 218, a protective film 219, an aluminum wiring layer 220, etc. in the upper portion of the capacitor are formed in wiring layer 220, etc. in the upper portion of the capacitor are formed methods similar to those of the prior art, thereby to form the DRAM of of the of one

Detailed Description Text -

capacitor. projected onto the principle plane is made as small as 0.15 square micrometers or smaller, for example, opposing area of the electrodes can be secured by increasing the height of the lower electrodes 214 to the separation width or greater, and therefore required amount of electric charge can be stored in the In the device made as shown in FIG. 20, separation width between adjacent lower electrodes 214 is decreased to within 0.2 .mu.m because of the large scale of integration and even when the area of the lower electrode 214

De transfer e

US 6,187,622 B1

having a thickness of 400 mm was formed as the lower electrode 114 by hearing the semiconductor substrate 101 to According to this embodiment, a metal rothenium film m, iridium, platiaum, balladium, or a compound thereof as the mater rhodium or can easily decompose and deposit on film of good step coverage can be m similar to the CVD process notwithstan process notwithstanding of the sputtering the substrate again,

400° C. in the sputtering process.

reactive ion eaching to separate adjacent capacitor lower 15 electrodes II4 by a space of 0.2 µm. As the bright of the lower electrode II4 by a space of 0.2 µm. has the bright of the lower electrode II4 is 400 nm, the ratio of bright to separation width is 2. Size of the capacitor lower electrode II4 is determined so that the projected area onto horizontal place is from 10.25 µm. 0.06 µm (maximum area 0.15 µm) to 0.07 µm. 0.14 µm (minimum area 0.0098 µm). While separation width is set to 0.2 µm in this embodiment, it can the effect of making a practical increase in the expaciance is recognized, and within a range from 200 nm to 800 nm in consideration of the machining accuracy. beated, in case it is heated, the temperature is preferably In the third step shown in FIG. 3, a slot is made by Thickness of the lower electrode 114 is preferably such as ctor substrate may not necessarily be ŭ ä effect of film formation by suthenium tetranxide vapor generated in the sputtering of suthenium with the addition of oxygen. When the sputtering is continued in similar Because of the directivity of sputtered particles in normal sputtering film formation, it is difficult to form a film over a very narrow slot with high coverage as shown in FIG. 9A. However, because argun gas causes the so-called reverse sputtering effect as the mean free path becomes longer in the sputtering effect as the mean free path becomes is formed near the microscopic slot is sputter-elected in preference, while a part thereof deposits again in the direc-tion of the bottom of the microscopic slot, and the formation process, thus making it possible to fill a very narrow slot.

The method of forming the upper electrode 116 will be of an overhang on the microscopic slot is prevented. Further, configuration shown in FIG. 9B is obtained by adding the case of sputtering at a low pressure, film at a corner which is formed near the microscopic slot is sputter-etched in environment, final configuration described with reference to FIG. 9A through FIG. 9C. shown in FIG.

be selected from a range of 0.2 µm to 0.05 µm.

In the fourth sep shown in FIG. 4, SrIYO, film is deposited to from the capacitor insulation film 115 which is the perovskite type crystal structure. In this embodiment, the CVD process is employed in forming the capacitor insulation film 115 in consideration of coverage of the side face of the lower electrode. Thickness of the film is 50 nm in this embodiment. Although the capacitor insulation film 115 so covers the capacitor lower electrode 114 and is formed also 23 ឌ

in the slot of the separating portion, part of the slot remains as a step because the separation width is 0.2 µm and thickness of the capacitor insulation film 115 is 50 mm. as ruthenium, iridium, platinum, palladium, chodium or becomes very narrow and deep, 0.1 µm in width and 0.4 µm The step after forming the capacitor insulation film 115 as thus having an aspect ratio of 4.

Sith step abown in FIG. 5, the capacitor upper all 6 is formed to cover the capacitor insulation film upper electrode 116 is made of such a metal near the sperture, not near the bottom of the microscopic solo, namely when the slot is very narrow and deep (0.4 to 0.8 µm in depth and 0.05 to 0.15 µm in with), filling by the statement of the volatile oxide may not occur effectively. In this case, modifying the exching/film formation ratio to increase the extenting rate from 1:5-1:3 described shows to 1:3-1:3 (increase the oxygen gas added) or adding 10% or 1:3-1:3 (increase the oxygen gas add 3 of a volatile oxide and suppresses the decomposition

Major sputtering conditions are as follows (these conditions will be called the standard conditions hereafter). metal ruthentum film by the sputtering process as the capacitor upper electrode 116 will be described below. thenium, or a compound thereof. First a case of forming a metal ruthenium film by the sputtering process as the Ĝ Now a method of forming a ruthenium dioride film, which is a compound of ruthenium, as the upper electrode 116 by the sputtering process will be described below. Major

Proportion of gases: Argon: Oxygen=5:5 Introduced gas: Argon, oxygen

8 RF power: 2.5 W/cm2

Target: Metal ruthenium

Cas pressure: 3 mTon RF power: 1.25 W/cm2

Target: Metal ruthenium

Vacuum before film formation: Within 1×10-3 Proportion of gases: Argon: Oxygen=9:1

ద

Introduced gas: Argon, oxygen Substrate temperature: 400° C.

oxygen plasma and sputter etching mechanism by argon ions proceed concurrently. By controlling the degree of vasuum before film formation at 1x10⁻² Tora, unevenness in the oxygen content caused by residual oxygen which leads to poor reproducibility can be prevented. As the volatile oxide 8 ruthenium dioxide film which has been formed into ruthenium tetraoxide, thereby performing chemical etching E

the rate of film formation, while the oxygen flow rate must be decreased when the rate of film formation is slow and the oxygen flow rate must be increased when the rate of film formation is high (0.1% suffices at about 10 mm/minute but about 20% is required at 400 mm/minute). Exching/film about 20% is required at 400 mm/minute). formation ratio can be controlled to 1:5 to 1:3 by controlling the proportion of oxygen flow rate as described above. in case decomposition of volatile oxide takes place only Proportion of oxygen flow rate is controlled by means of

sputtering conditions are as follows.

Substrate temperature: 200° C.

Gas pressure: 3 m Torr Vacuum before film formation: Within 1×10-9

뎚

from 0.5 to 5 mThat by using a gas comprising argon gas, which is typically used in the sputtering of single metals, and oxygen added in the proportion of 0.1 to 0.0% in flow rate (oxygen content in the film is 1 to 0.01%), the mical eaching mechanism of forming a volatile oxide due to the action of Film forming speed: 15 nm/minute
Because the film is formed in an atmosphere of a pressure 2 as the larget and argon and oxygen are used as major components of the sputtering gas. Spattering conditions for forming the upper electrode 116 in this embodiment are gas pressure of 0.5 m Torr to 5 m Torr and ratio of film forming rate to etching rate in a range from 2.1 to 5:1.

Oxygen has an effect of accelerating the generation of volatile nuthenium tetraoxide in plasma, and turns a part of reactive sputtering process wherein metal ruthenium is used Film forming speed: 20 nm/minute In this embodiment, ruthenium dioxide is deposited by the

3EAST Drowser - L15: (360) 12 and 14 FUS 6262449 BTT Tag: STDoc: 14/360 (SORTED) Format : KWIC ED [ED] Year (Jose, Wirden) [160]

The state of the s

	5		3	¥	î,	.Î	ŶŶ	Ž.	ř.	*	4	· K	[6		7		Ŋ	4	
of the	formed	2000	gas.	chem	whic	(æ) .	depo	Турі	gate		* 58.78	14	13.	12	Ľ.	10	9	8	
9	8. 5	3	н	ice	7	13 5	. i	Cal	e a			E G	Вn	Bn	g,	В	ម	29	
implant mask, and implanting an N-type dopant species	formed next adjacent	2000 Angstroms, and the thickness of the silicide is preferably between about	The thickness of the polysilicon layer is preferably between about 500 to	chemical vapor deposition using tungsten hexafluoride	which include co-evaportion, co-sputtering, but is now typically deposited by	(W). The tungsten silicide (SiW.sub.2) can be formed by a variety of method	deposition using, for example, a reactant gas such as silane	Typically the polysilicon layer is deposited by low pressure	oxide areas 12 are gate electrodes 16			6262449	6297129	6303493	6317112	6319542	6320261	6376369	Document*ID 🗸 Pages
nask,	adjacent t	and t	1622 0	deposi	o-evap	ten si	tor	olysil:	are al:			81) B1	18	81	18	18	ΙB	¥ ID ▽
dur pur	to the gate electrode 16 using the gate electrodes as part	ne thic	f the p	tion us	ortion,	silicide	exampl	icon la	also formed (labeled 16' in FIG. 1) that interconnuto the appropriate peripheral circuits on the DRAM	ı	100	10	9	20	23	10	15	13	Pages
lent	gate	knes	olya	3	8	(gia	, e	yer .	p dd.	ı	Ā	٦	П		П	П		П	1
gar			ili	tun	nds	. 50	1 7	G.	lab		×	٦	П	П			П		2
. 5	ect:	t t	COD	gste	ttei	5.2)	fict	deb.	te p			٦	П		П	П			3
7	ode	16	lay	ä	ing	Ç,	ä	916	l 16 Deri		8	٦	П	П	ח	П	П		
уpе	16	111	9	exe	ā,	ם מ	ge	g.	phe:		Ŷ	٦	П	ח	П	П	ח	П	
adopa	self-aligned source/drain areas 20 are trode 16 using the gate electrodes as p	apto	is pr	fluor	ut is	(SiW.sub.2) can be formed by a variety of methods	such	by La	(labeled 16' in FIG. priate peripheral ci			٦	ם	٦			ם		ď
nt s	ng th	d.	efer	ji. de	mom	med	9	ad ht	rice i	ı	ð	ব	₹1	दा	दा	য	द्रा	डा	S
peci	e ga	refe	ably	(WP6)	ţу	by a	9118	essu	ᄩ		1	٦		П		П	П		C
es su	te el	rably	bet	9.8	icall	Vari	ne (s	re ch	 that interconnect the rouits on the DRAM chip. 			٦	П	ם	□	П		П	S C P Kind Codes
such as arsenic	ecti	bet	e en	as the reactant	ď.	ety	(SiH. sub.4).	chemical	te DI		Ž,								,
. 6	rode		abo	ree	sode	, u	Ĕ	2	Man a		Č								ind
rsen	3 0 0	2	ut 5	cten	ited	neth	٥	Vapor	ct the		ď								Cod
Į.	per	out	ê	ñ	by	od i	The	Ä	i g				-		- Committee of the Comm		1		
	rt		0									USPAT	TAGEU	TAGEU	USPAT	TAGEU	DAGED	USPAT	Sour
****				hi	Tel	e e e			WE		S	Ė	Á	Á	Á	5	Á		Ē
		*****	*****								******		************			inini.		Access to	

deposition using, for example, a reactant gas such as silane (SiH.sub.4). The silicide layer is typically formed from a refractory metal, such as tungsten (W). The tungsten silicide (SiW.sub.2) can be formed by a variety of methods oxide areas 12 are also formed (labeled 16 in FIG. 1) that interconne gate electrodes 16 to the appropriate peripheral circuits on the DRAM Typically the polysilicon layer is deposited by low pressure chemical typical implant might consist of phosphorus P. sup. 31 at a dose of beta 13 to 10 E 13 atoms/cm.sup. 2 and an energy of between about 30 to 80 of the implant mask, and implanting an N-type dopant species such as arsenic (As. sup.75) or phosphorus (P. sup.31) in the device areas. For example, a typical implant might consist of phosphorus P. sup.31 at a dose of between 1 ! 500 to 2000 Angstroms. Lightly doped self-aligned source/drain areas 20 are formed next adjacent to the gate electrode 16 using the gate electrodes as pu 2000 Angstroms, and the thickness of the silicide is preferably between about chemical vapor deposition using tungsten hexafluoride (WP6) as the reactant which include co-evaportion, The thickness of the polysilicon layer is preferably between about co-sputtering, but is now typically deposited by 1) that interconnect the between 1 E 80 Kev. chip. 500 to The part

Detailed Description Text - DETX (6):

The remainder of this embodiment relates now more specifically to the method of this invention for fabricating the pillar shaped stacked capacitor, which masking level which also forms the capacitor node contact. pillar shaped bottom electrodes that extend vertical upward over the FET can further increase the DRAM cell density. The method involves source/drain contact areas (capacitor node contacts) and requiring valeteral area in the cell area. The bottom electrode is formed from requiring very little forming a a single

Detailed Description Text -DETX (11):


1987 oxidation is used, then the conversion of the doped polysilicon to oxide can accomplished at a temperature of about 875 to 900.degree. C. for a time of between about 40 to 60 minutes. Alternatively, the oxidation the consideration of the consideration of the consideration. considerably shortened or the oxidation temperature reduced by using high pressure oxidation, thereby increasing wafer throughput and reducing the processing time. The high pressure oxidation is described in "Silicon Processing for the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing for the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber, Lattice Processing to the VLSI Era" Vol. 1, by S. Wolf and R. Tauber VLSI Era" Vol. 1, by S. Wolf and R. Tauber VLSI Era" Vol. 1, by S. Wolf and R. Tauber micrometer (um) and the cent area and unconsidered furnace using steam polysilicon layer 30 is preferably done in a oxidation furnace using steam polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (wet oxidation) for a time sufficient to convert all the polysilicon oxidation (we oxidation) for a time sufficient to convert all the polysilicon oxidation (we oxidation) for a time sufficient to convert all the polysilicon oxidation (we oxidation) for a time sufficient to convert all the polysilicon oxidation (we oxidation) for a time sufficient to convert all the polysilicon oxidation (we oxidation) for a time sufficient to convert all the polysilicon oxidation (we oxidation) for a time sufficient to convert all the polysilicon oxidation (we oxidation) for a time sufficient to convert all the polysilicon The polysilicon layer 30 is layer 28, as depicted in FIG. over the insulating layer 28 to a silicon oxide. By the thickness of polysilicon layer 30 is about 1000 width of the FET gate electrode like capacitors will become increasing important in future DRAM upward, the which is shown in FIG. 5. source/drain contact areas 24 of the cell PETs. As is also clearly seen in FTG. 5, the oxidation of layer 30 also results in an array of pillar-shaped bottom electrodes that are electrically isolated from each other, only one of polysilicon pillars 40 forms the bottom electrodes for the pillar-shaped stacked capacitor and also provides the capacitor node contacts to the polysilicon pillars 40 remaining e PET gate electrode is expected to be less than a quarter (um) and the cell area is substantially reduced. The oxidation of electrodes occupy a very small area on the substrate. Since the bottom electrode 30 extend vertically is now oxidized to resulting in the formation of unoxidized in the node contact openings 7. The the surface of the By way of example only, if Lattice Press, cells where insulating oxidized doped This piller þ ţ,


Detailed Description Text - DETX (13):

stacked capacitors for ţ DRAM cells are now

.....E

g





12 US 6303493 B1 US 6319542 B1 us 6259127 B1 บร 6261883 US 6262449 B1 US 6297129 BI US 6317112 B1 43 10 11 20 23 5 מם ব रा रा रा रा द्ध םם TAGEU USPAT USPAT USPAT USPAT USPAT

US-PAT-NO: 6259127

DOCUMENT-IDENTIFIER: ß 6259127 ם

TITLE:

(31 / 1/2)

Money DRAMS Integrated circuit container having partially rugged

Application Filing Date -19980430 AD (1):

Brief Summary Text - BSTX (5):

against nitride insulation of the gate electrodes 14, for example, including nitride sidewall spacers 22. The container 10 is essentially A a cylindrical cavity, but it is illustrated in FIG. 1 in schematic cross-section, for simplicity, without showing the backwall of the cylinder. A conductive layer (not shown in FIG. 1) would then be conformally deposited over the walls of the container 10 to serve as the bottom plate. The interlayer dielectric and top PIG. 1, for example, illustrates a container capacitor structure 10 for a DRAM memory cell. An insulating or dielectric layer 12, such as boron phosphosilicate glass (BPSG), is planarized and patterned with a photblithographic mask. The dielectric layer 12 is then exched through the resist mask 24 between a pair of gate electrodes 14 to an underlying silicon substrate, thus forming the container structure 10. The etch may select capacitor. plate would be successively deposited over the bottom plate, the e

Brief Summary Text - BSTX (7):


the pair of gate electrodes 14 are less than 0.35 microns (3,500 .ANG.) apart. Sidewall spacers 22, which isolate the gate electrodes 14 from the capacitor to be formed, occupy 700 .ANG. on either side of the container 10 cross-section, leaving a diameter of only about 2,100 .ANG. for the remainder of the capacitor structure within the bottom portion of the container 10. These 2,100 .ANG. may easily be filled by the bottom plate to be formed of an amorphous or calculating polysilicon layer (about 500 .ANG. around the container H3G formed over the silicon layer (about 600 .ANG.). The represent reductions in the radius of the container and additional layers in an upper portion 19. The added thickness may become critical, however, at a bottom portion 20 of the container 10, which is narrowly confined between the gate electrodes 14. In high-density DRAM or the container of the cont bottom plate, generally by more than 500 .ANG. and often closer to 600 for the container structure 10 of FIG. 1, this added thickness over the container walls still leaves adequate space within the container 10 At the same time, the formation of HSG also increases the thickness of the the reduction of the container diameter. the container circumference) In high-density DRAM aicrons (3,500 ANG.) These thicknesses nd must be doubled for and the .ANG.. 片.

19

20

Fig. I

Detailed Description Text - DETX (2):
Although the present description focuses on the context of a DRAM c will be understood that the present invention may have utility in many applications where a conductive layer of rough or high surface area is such applications include capacitors of all sorts, and especially capac surface area is desired. especially capacitors cell,



-	7	6	S	ı£.	3	2	1	6
								۲
	U9 5865657 A	U8 5907791 A	US 5965679 A	us 6099702 A	US 6165956 A	18 1198819 BD	US 6187152 B1	
Ì	586	590	596	9	616	919	618	Doc
	556	177	556	97(559	36	371	Y LINE
	7	1	79	12	9	F	52	Document I
	_	-	•	^	~	쁄	2	-ID ∇
		ļ						10000
	22	F	25	S	8	21	21	Pac
K.								Pages
Ş	П	П		٦		П	П	1
	0			٦				
j	П	П	П	٦	ā	П		8
ĵ		П	П	-	П	П	П	**
		_		_	_	Π		
ğ	11						i. I	
	ख □	3 1	द्धा	٦				ш
			٦	য	য	य	रा	s
								<u> </u>
			П					c
	□			٦				P
						ļ		
2					1	-		X
					demand the			рa
			ı					Cos
					-			Kind Codes
	USPAT	USPAT	TAGEU	USP	USPAT	USPAT	LYABN	s
	À	Ţ	ΑŢ	Ä	Ą	4	칡	Soure
34	*2.	Sec. 16	83., S	2	2.			

<u>Z</u>

ELECTROPLATING CHAMBER WITH ROTATABLE WAFER HOLDER AND PRE-WETTING AND RINSING CAPABILITY

[25]

Inventors: Jonathan D. Reld, Sherwood; Steren W. Tantjes, West Linn; Robert J. Contollini, Luke Owvego; Evan E. Patton, Portland, all of Orng.

Brief Summary Text - BSTX (7):

7 *

operator. Substantial time may elapse when, for example, there is throughput bottleneck in the rinse stage. During this time, solution molecules may stay attached to the wafer due to the relatively low surface energy of the solution attached to the wafer due to the relatively had surface energy of the solution. termishing can significantly reduce die yields. circuit feature dimensions progress farther of the wafer, particularly metallic elements. For example, a water-based salt solution tarnishes a copper work piece if exposed even for a short time. As This allows the solution, in some cases, to chemically react with the elements elapses between the electroplating the system awaits availability of One problem with this system is that often substantial time (e.g., g in the plating cell and the rinsing while a rinse cell, a transport system, or a human lapse when, for example, there is throughput into the submicron range, minutes) such solution. a human

[82]

[56]

U.S. PATENT DOCUMENTS

3,798,056 3,950,184 4,339,319 4,373,988 4,466,864 4,856,456

□ □ ▼ 予 作 ↓

Brief Summery Text - BSTX (12):

The following occurs within this single plating cell. A <u>wafer</u> is first <u>electroplated</u> by lowering the <u>wafer</u> holder to a position in the inner plating bath container that is below a plating solution level. After <u>electroplating</u>, the <u>wafer</u> is raised out of the plating bath and spun so that the spun-off water and plating solution enters the reclaim or waste inlets. When the spun-off water and plating solution enters the waste inlet, a relatively large volume of rinse solution (e.g., 10 milliliters or more) can be applied (e.g., sprayed) onto the <u>wafer</u> to thoroughly rinse the <u>wafer</u>. The wafer can also be subsequently <u>dried</u> by <u>spinning</u> the <u>wafer</u> at a relatively fast spin rate.

The principles of the present invention solve the problem of time lag between the plating and rinse stages by providing a plating cell that performs both plating and full rinse. Performing both plating and full rinse would be undesirable in the prior art plating cell at least because the full rinse would cause rapid dilution of the electroplating solution. The plating cell may also ability to perform pre-wetting. The plating cell may also

Detailed Description Text -

<u>Electroplating</u> may be performed in circulation mode as follows. In respect on instruction on instruction terminal 199, actuator 170 positions water holder 190 so that wafer W is held in solution 9, for example, at position 1 A current source 192, disposed within the inner plating bath container 110, emits current through solution 9 and into wafer W. This causes metal to form the surface of water W may be performed in circulation mode as follows. as the metal salts within the solution S reduce. at position 1. In response form

Detailed Description Text - DETX (13):

short period after the completion of electroplating, the wafer W is thoroughly rinsed and dried. Therefore, the wafer W is not exposed to corrosive elements as long as the wafer W might be in the prior art. at a spin Once the wafer W has been thoroughly rinsed, the wafer W can be spun to dry a spin rate of, for example, from 400 to 800 RPM. Therefore, within a very oft period after the completion of electroplating, the wafer W is thoroughly dry

Service and the service of the servi

Detailed Description Text - DETX (15):

is positioned over inner plating bath container 110. (e.g., ultra pure water) Cell 100 may also be used for pre-wetting by spraying a wetting solution g., ultra pure water) onto the wafer W before electroplating while the wafer water pure water of the wafer water while the wafer

> Reid et al. United States Patent [19]

2 Patent Number:

Date of Patent:

Aug. 8, 2000 6,099,702

5,000,827 5,169,408 5,312,487 5,340,437 5,472,592 5,670,004 5,677,000 5,893,549 3/1991 12/1992 5/1994 8/1994 12/1995 9/1997 10/1997 Yoshioka et al.

205/143 427/240 205/137 396/611

Biggentaff et al.

118/52 156/639 205/137

Primary Examiner—Kathryn Gorgos Kim et al.

22


Appl. No.: 09/096,015

3

Assignee:

2

U.S. CI



		ese di	71560 0	ን ወር ወደ		(D+ ≯ ∓ ↑	1 , 1	* 🖺	10		2
		Detailed Description Text - DETX (11): After the second scrub the substrate is then automatically removed from the inside brush station 230 and placed into the rinse, spin and dry station 240. Rinse, spin, and dry station 240 rinses, spins, and dries the substrate. At this point the wafer has been cleaned.), titenium (Ei), or titenium nitr G. 1c. After barrier layer 130 is ith copper (Cu) layer 140, as illu sposited using well known depositi vapor deposition (CVD), physical sting. In order to isolate the c in FIG. 1e, the excess copper laye ved.	ion uses tric layes made up a formed 120 enches 120 thin laye	Application Filing Date - AD (1): 19971021	TITIE: Methods and apparatus for cleaning semiconductor substrates after polishing of copper film	DOCUMENT-IDENTIFIER: US 6165956 A	65657 A 222	US 6195796 A 8 F F F F F F F F F F F F F F F F F F	US 6187152 B1 21 C C C C C C C C C C C C C C C C C C	Made a Document ID. T. Pages I S. W. S. C. P. Kind Codes S
e Sentan									4 A A A A A A A A A A A A A A A A A A A	TRA TRA	Sou -
	Casenta 200 Casie Bruen Ivers Bruen Coffee Sprin & Cultura 200 Casie Bruen Ivers Bruen Coffee Sprin & Cultura 200 Casie Bruen 200 Casie Bruen 200 Casie Bruen 200 Casie Bruen 200 Casie Ca	9/197 Schaume et	U.S. PATENT DOCUMENTS 4,370,173 1/1983 Delman	[52] U.S. Cl	[21] Appl. No.: 08/955,393 [22] Filed: Oct. 21, 1997 [51] Int. Cl. ⁷	[*] Notice: This patent issued on a continued pros- ecution application filed under 37 CFR 1.53(d), and is subject to the twenty year patent term provisions of 35 U.S.C. 154(a)(Z).	[73] Assignee: Lam Research Corporation, Fremont, Calif.	[75] Inventors: Liming Zhang, Tucson, Ariz; Yuering Zhao, Santa Cher, Calif; Dhane J. Hyme, San Jose, Calif; Wilbur C. Krusell, Palo Alto, Calif.	[54] METHODS AND APPARATUS FOR CLEANING SEMICONDUCTOR SUBSTRATES AFTER POLISHING OF COPPER FILM	United States Patent [19] Zhang et al.	Dada-d
	Enter St. Con 200 Cardio Branch Parish Branch St. Con 200 Cardio Branch Parish Branch St. Con 200 Cardio Cardio Branch Parish St. Con 200 Cardio Cardio Branch Parish St. Con 200 Cardio Cardio Branch Parish St. Con 200 Cardio Ca	CMP alleviate the problems associated with brush bashing and surface and subsurface contamination. 1 Claim, 4 Drawing Sheets	Port ADDITION. ADDITION. A cietuing solution, method, and apparatus for cleaning semiconductor substrates after chemical mechanical polishing of copper films is described. The present invention includes a cietuning solution which combines defonited water, an organic compound, and a fluoride compound in an acidic pH environment for cleaning the surface of a semi-conductor substrate after polishing a copper layer. Such methods of cleaning semiconductor substrates after copper figure.	9626538 8/1996 9718582 2/1997 9713590 4/1997 ary Examiner—Yellart Examiner—Graey, Agent, or Fit	59-047400 31954 Liphan. 59-047400 31954 Liphan. 62-25003 11/1587 Liphan. 1633021 31991 U.S.S.R. 9427314 11/1594 WIPO. 9621392 11/1596 WIPO.	5/1997 12/1997 10/1998 8/1999 7/1995 11/1989	12/1999)REIGN		5,734,299 8/1998 Gockel et al. 5,805,126 9/1998 De Larios et al	[11] Patent Number: 6,165,956 [45] Date of Patent: *Dec. 26, 2000	

MPEP 6/2M3

; prior to the effective date of the reference(s) or the activity. Such evidence is sufficient because applicant's possession of what is shown carries with it possession of variations and adaptations which would have been obvious, at the same time, to one of ordinary skill in the art. However, the affidavit or declaration showing must still establish possession of the invention (i.e., the basic inventive concept) and not just of what one reference (in a combination of applied references) happens to show, if that reference does not itself teach the basic inventive concept. In re Spiller, 500 F.2d 1170, 182 USPQ 614 (CCPA 1974) (Claimed invention was use of electrostatic forces to adhere dry starch particles to a wet paper web on the Fourdrinier wire of a paper-making machine. 37 CFR 1.131 affidavit established use of electrostatic forces to adhere starch particles to wet blotting paper moved over a fluidized bed of starch particles prior to the applied reference date. Affidavit was sufficient in view of prior art reference showing that deposition of dry coatings directly on wet webs on the Fourdrinier wire of a paper-making machine was well known in the art prior to the date of the applied reference. The affidavit established possession of the basic invention, i.e., use of electrostatic forces to adhere starch to wet paper.).

SWEARING BEHIND ONE OF A PLURALITY OF COMBINED REFERENCES

Applicant may overcome a 35 U.S.C. 103 rejection based on a combination of references by showing completion of the invention by applicant prior to the effective date of any of the references; applicant need not antedate the reference with the earliest filing date. However, as discussed above, applicant's 37 CFR 1.131 affidavit must show possession of either the whole invention as claimed or something falling within the claim(s) prior to the effective date of the reference being antedated; it is not enough merely to show possession of what the reference happens to show if the reference does not teach the basic inventive concept.

Where a claim has been rejected under 35 U.S.C. 103 based on Reference A in view of Reference B, with the effective date of secondary Reference B being earlier than that of Reference A, the applicant can rely on the teachings of Reference B to show that the differences between what is shown in his or her 37 CFR 1.131 affidavit or declaration and the claimed invention would have been obvious to one of ordinary skill in the art prior to the date of Reference A. However, the 37 CFR 1.131 affidavit or declaration must still establish possession of the claimed invention, not just what Reference A shows, if Reference A does not teach the basic inventive concept.

GENERAL RULE AS TO GENERIC CLAIMS

A reference or activity applied against generic claims may (in most cases) be antedated as to such claims by an affidavit or declaration under 37 CFR 1.131 showing completion of the invention of only a single species, within the genus, prior to the effective date of the reference or activity (assuming, of course, that the reference or activity is not a statutory bar or a patent, or an application publication, claiming the same invention). See *Ex parte Biesecker*, 144 USPQ 129 (Bd. App. 1964). See, also, *In re Fong*, 288 F.2d 932, 129 USPQ 264 (CCPA 1961); *In re Defano*, 392 F.2d 280, 157 USPQ 192 (CCPA 1968) (distinguishing chemical species of genus compounds from embodiments of a single invention). See, however, MPEP § 715.03 for practice relative to cases in unpredictable arts.

715.03 Genus-Species, Practice Relative to Cases Where Predictability Is in Question

Where generic claims have been rejected on a reference or activity which discloses a species not antedated by the affidavit or declaration, the rejection will not ordinarily be withdrawn, subject to the rules set forth below, unless the applicant is able to establish

, that he or she was in possession of the generic invention prior to the effective date of the reference or activity. In other words, the affidavit or declaration under 37 CFR 1.131 must show as much as the minimum disclosure required by a patent specification to furnish support for a generic claim.

REFERENCE OR ACTIVITY DISCLOSES SPECIES

A. Species Claim

Where the claim under rejection recites a species and the reference or activity discloses the claimed species, the rejection can be overcome under 37 CFR 1.131 directly by showing prior completion of the claimed species or indirectly by a showing of prior completion of a different species coupled with a showing that the claimed species would have been an obvious modification of the species completed by applicant. See *In re Spiller*, 500 F.2d 1170, 182 USPQ 614 (CCPA 1974).

B. Genus Claim

The principle is well established that the disclosure of a species in a cited reference is sufficient to prevent a later applicant from obtaining a "generic claim." *In re Gosteli*, 872 F.2d 1008, 10 USPQ2d 1614 (Fed. Cir. 1989); *In re Slayter*, 276 F.2d 408, 125 USPQ 345 (CCPA 1960).

Where the only pertinent disclosure in the reference or activity is a single species of the claimed genus, the applicant can overcome the rejection directly under 37 CFR 1.131 by showing prior possession of the species disclosed in the reference or activity. On the other hand, a reference or activity which discloses several species of a claimed genus can be overcome directly under 37 CFR 1.131 only by a showing that the applicant completed, prior to the date of the reference or activity, all of the species shown in the reference. *In re Stempel*, 241 F.2d 755, 113 USPQ 77 (CCPA 1957).

Proof of prior completion of a species different from the species of the reference or activity will be sufficient to overcome a reference indirectly under 37 CFR 1.131 if the species shown in the reference or activity would have been obvious in view of the species shown to have been made by the applicant. *In re Clarke*, 356 F.2d 987, 148 USPQ 665 (CCPA 1966); *In re Plumb*, 470 F.2d 1403, 176 USPQ 323 (CCPA 1973); *In re Hostettler*, 356 F.2d 562, 148 USPQ 514 (CCPA 1966). Alternatively, if the applicant cannot show possession of the species of the reference or activity in this manner, the applicant may be able to antedate the reference or activity indirectly by, for example, showing prior completion of one or more species which put him or her in possession of the claimed genus prior to the reference's or activity's date. The test is whether the species completed by applicant prior to the reference date or the activity's date provided an adequate basis for inferring that the invention has generic applicability. *In re Plumb*, 470 F.2d 1403, 176 USPQ 323 (CCPA 1973); *In re Rainer*, 390 F.2d 771, 156 USPQ 334 (CCPA 1968); *In re Clarke*, 356 F.2d 987, 148 USPQ 665 (CCPA 1966); *In re Shokal*, 242 F.2d 771, 113 USPQ 283 (CCPA 1957).

It is not necessary for the affidavit evidence to show that the applicant viewed his or her invention as encompassing more than the species actually made. The test is whether the facts set out in the affidavit are such as would persuade one skilled in the art that the applicant possessed so much of the invention as is shown in the reference or activity. *In re Schaub*, 537 F.2d 509, 190 USPQ 324 (CCPA 1976).

C. Species Versus Embodiments

References or activities which disclose one or more embodiments of a single claimed invention, as opposed to species of a claimed genus, can be overcome by filing a 37 CFR 1.131 affidavit showing prior completion of a single embodiment of the invention, whether it is the same or a different embodiment from that disclosed in the reference or

activity. See *In re Fong*, 288 F.2d 932, 129 USPQ 264 (CCPA 1961) (Where applicant discloses and claims a washing solution comprising a detergent and polyvinylpyrrolidone (PVP), with no criticality alleged as to the particular detergent used, the PVP being used as a soil-suspending agent to prevent the redeposition of the soil removed, the invention was viewed as the use of PVP as a soil-suspending agent in washing with a detergent. The disclosure in the reference of the use of PVP with two detergents, both of which differed from that shown in applicant's 37 CFR 1.131 affidavit, was considered a disclosure of different embodiments of a single invention, rather than species of a claimed genus); *In re Defano*, 392 F.2d 280, 157 USPQ 192 (CCPA 1968).

REFERENCE OR ACTIVITY DISCLOSES CLAIMED GENUS

In general, where the reference or activity discloses the claimed genus, a showing of completion of a single species within the genus is sufficient to antedate the reference or activity under 37 CFR 1.131. Ex parte Biesecker, 144 USPQ 129 (Bd. App. 1964). In cases where predictability is in question, on the other hand, a showing of prior completion of one or a few species within the disclosed genus is generally not sufficient to overcome the reference or activity. In re Shokal, 242 F.2d 771, 113 USPO 283 (CCPA 1957). The test is whether the species completed by applicant prior to the reference date or the date of the activity provided an adequate basis for inferring that the invention has generic applicability. In re Mantell, 454 F.2d 1398, 172 USPQ 530 (CCPA 1973); In re Rainer, 390 F.2d 771, 156 USPQ 334 (CCPA 1968); In re DeFano, 392 F.2d 280, 157 USPQ 192 (CCPA 1968); In re Clarke, 356 F.2d 987, 148 USPQ 665 (CCPA 1965). In the case of a small genus such as the halogens, which consists of four species, a reduction to practice of three, or perhaps even two, species might show possession of the generic invention, while in the case of a genus comprising hundreds of species, reduction to practice of a considerably larger number of species would be necessary. In re Shokal, supra.

It is not necessary for the affidavit evidence to show that the applicant viewed his or her invention as encompassing more than the species he or she actually made. The test is whether the facts set out in the affidavit are such as would persuade one skilled in the art that the applicant possessed so much of the invention as is shown in the reference. *In re Schaub*, 537 F. 509, 190 USPO 324 (CCPA 1976).

715.04 Who May Make Affidavit or Declaration; Formal Requirements of Affidavits and Declarations

WHO MAY MAKE AFFIDAVIT OR DECLARATION

The following parties may make an affidavit or declaration under 37 CFR 1.131:

- (A) All the inventors of the subject matter claimed.
- (B) An affidavit or declaration by less than all named inventors of an application is accepted where it is shown that less than all named inventors of an application invented the subject matter of the claim or claims under rejection. For example, one of two joint inventors is accepted where it is shown that one of the joint inventors is the sole inventor of the claim or claims under rejection.
- (C) A party qualified under 37 CFR 1.42, 1.43, or 1.47 in situation where some or all of the inventors are not available or not capable of joining in the filing of the application.
- (D) The assignee or other party in interest when it is not possible to produce the affidavit or declaration of the inventor. *Ex parte Foster*, 1903 C.D. 213, 105 O.G. 261 (Comm'r Pat. 1903).

Affidavits or declarations to overcome a rejection of a claim or claims must be made